

J1046 U.S. PTO
10/084105



02/27/02

827

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM 10084105	FILING DATE 02/27/2002	CLASS 365	SUBCLASS 42	GAU 2818	EXAMINER CHU
----------------------	---------------------------	--------------	----------------	-------------	-----------------

**APPLICANTS: Phelps Andrew;

2184

**CONTINUING DATA VERIFIED:

Best Available Copy

** FOREIGN APPLICATIONS VERIFIED:

PG-PUB DO NOT PUBLISH ☐

RESCIND ☐

Foreign priority claimed ☐ yes ☐ no
35 USC 119 conditions met ☐ yes ☐ no
Verified and Acknowledged Examiners's initials

ATTORNEY DOCKET NO

5181-97700

TITLE : Memory subsystem including an error detection mechanism for address and control signals

U.S. DEPT. OF COMM./PAT. & TM.-PTO-436L/Rev. 12-94

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
		Total Claims	Print Claim for O.G.
Assistant Examiner		DRAWING	
		Sheets Drwg.	Figs. Drwg.
Primary Examiner		Print Fig.	
PREPARED FOR ISSUE		Application Examiner	
<input type="checkbox"/> TERMINAL DISCLAIMER		WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.	

FILED WITH:

☐ DISK (CRF)

☐ CD-ROM

(Attached in pocket on right inside flap)